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Design, modeling, analysis, and simulation of a phase-locked loop (PLL) with
a digital loop filter are presented in this article. A TMS320C25 digital signal pro-
cessor (DSP) is used to implement this digital loop filter, irn order to keep the
compatibility, the main design goal was to replace the analog PLL (APLL) of the
Deep-Space Transponder (DST) receiver breadboard's loop filter with a digital loop
filter without changing anything else. This replacement results in a hybrid digi-
tal PLL (HDPLL). Both the original APLL and the designed HDPLL are Type I
second-order systems. The real-time performance of the HDPLL and the receiver
is provided and evaluated.
I. Introduction
Future NASA missions will require low-cost, small-
sized, low-power-consumption spacecraft telecommunica-
tion equipment. To achieve the best design within mis-
sion resources, one must incorporate emerging technolo-
gies in the flight hardware. These requirements motivate
the study of replacing a baseband analog loop filter with
a digital filter in the phase-locked loop (PLL) of the exist-
ing X-band (7.145-7.19 MHz) transponder receiver bread-
board.
Conventional spacecraft transponders employ analog
circuits from the front-end antenna to the baseband car-
rier phase-tracking loop. With new digital technology,
it is possible to build a very reliable all-digital IF and
baseband circuit by using digital signal-processing tech-
niques. However, before building a space-qualified all-
digital transponder, it is preferable to experiment on a
hybrid digital PLL (HDPLL) by using an existing X-band
Deep-Space Transponder (DST) receiver breadboard as a
first step in order to build confidence and obtain design ex-
perience. Furthermore, in order to keep the compatibility,
the main design goal is limited to replacing an analog PLL
(APLL) with an equivalent ttDPLL without changing any-
thing else. This implies a restricted design approach to the
HDPLL. Modeling and computer simulation of the
HDPLL are required to validate the algorithm and basic
approach. This article describes the design, analysis, mod-
eling, simulation, and real-time performance of a HDPLL
of the X-band DST receiver breadboard.
The design specifications and functional description of
the carrier tracking loop are summarized in Section II.
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The conventional analog filter and APLL for various input
signal levels are given in Section III. Section IV describes
digital filter design, the HDPLL, and the analysis. Digital
filter implementation and breadboard performance of the
ttDPLL are given in Section V. Finally, conclusions and
recommendations are given in Section VI.
II. Design Requirements
The DST receiver specifications are listed as follows:
The carrier signal tracking threshold is -157.3 dBm. The
dynamic range is 88 dB (carrier threshold to -70 dBm).
The noise figure at the DST receiver input is 1.4 dB nom-
inal. The tracking range is ±250 kHz minimum at the
assigned channel frequency. The steady-state tracking er-
ror at a carrier signal level greater than -110 dBm shall
be less than 1 percent per 40 KHz. The capture range is
4-1.3 KHz at a carrier signal level greater than -120 dBm.
The acquisition and tracking rate is at least 550 Hz/sec at
a carrier signal level greater than -110 dBm.
A DST receiver breadboard was built that met spec-
ifications [1], using all analog components in the APLL.
The carrier phase-tracking APLL is a Type I second-order
system with built-in characteristics, as follows:
(1) The two-sided noise bandwidth (2BL) of the carrier
tracking loop at threshold is 18 Hz.
(2) The signal-to-noise ratio (SNR) in the carrier track-
ing channel at the phase detector input is -25 dB.
(3) The damping factor at threshold (-157.3 dBm)
ranges from 0.4 to 0.6.
(4) The loop predetection filter bandwidth is equal to
5000 Hz.
IIh Analog Phase-Locked Loop
The basic block diagram of the receiver breadboard of
the DST is given in Fig. l(a). The simplified APLL which
tracks carrier phase is given in Fig. l(b). The equivalent
ttDPLL is obtained by replacing the analog loop filter with
a digital filter, as shown in Fig. l(b) and as will be dis-
cussed in the next section. A bandpass limiter is used in
the APLL and HDPLL receivers to maintain a constant
total power at the input to the loop [2,3]. This minimizes
the total mean-square error of the loop over a wide range
of input SNR's. It is also used to protect various loop
components, the phase detector in particular, where sig-
nal and noise levels could otherwise vary over several or-
ders of magnitude and exceed the dynamic range of these
components.
By measuring the analog loop filter of the DST receiver
breadboard, the loop filter parameters rl and _-2 are ob-
tained and its transfer function is given as follows:
F(s) - Ao (1 + T_s) (1)
l +rls
where _-_= 0.0464 sec, rl = 3655 sec, and A0 = 43.4 dB.
Because the bandwidth of the loop predetection band-
pass filter is 5 kHz, the threshold level at the transponder
input is -157.3 dBm. Consequently, the suppression fac-
tor d is 0.0531 at threshold and 1 at strong signal (50 dB
above threshold) [2]. A detailed discussion on the suppres-
sion factor & is provided in Appendix A. The closed-loop
transfer function of the linearized APLL is given in [3]
with an open-loop dc gain parameter k = 2.2(10T). The
parameter A0 is included in parameter k Ill.
l + r2s
H(s) = 1 + [7"2+ A] s + r-X's2_k (2)
For simulation purposes, the linearized APLL trans-
fer function is computed for the input at threshold and
strong signal. Computer simulations are conducted for
both cases. The magnitude and phase responses of the
APLL are shown in Figs. 2(a) and 2(5) at threshold and
Figs. 3(a) and 3(b) at strong signal, respectively. The
damping factor is 0.5 for threshold and 2.18 for strong sig-
nal. The two-sided equivalent loop noise bandwidth (2BL)
is 18 Hz at threshold and 160 Hz (2BL) at strong input sig-
nal. Time domain responses of impulse, step, ramp error
at both threshold and strong input signal cases are shown
in Figs. 4(a-c) and 5(a-c), respectively.
The phase margins of the APLL are 44.5 deg and
85.6 deg at threshold and strong signal cases, respectively.
Since phase is always greater than 180 deg, the gain mar-
gin is then not used. This APLL is a Type I second-order
system with rl >> r_ and rt >> 1. Therefore, F(s) can
be modelled as a perfect integrator, as follows:
A0 (1 + r2s)F(s) _ (3)
vls
This mathematical model of F(s) will be used to de-
velop the equivalent digital filter in the next section for
easy DSP implementation.
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IV. Digital Filter Design, the HDPLL, and
Analysis
The analog filter F(s) of the APLL is replaced by an
equivalent digital filter and employed together with an
analog-to-digital converter (ADC) and digital-to-analog
converter (DAC) in the HDPLL as shown in Fig. l(b). A
sampling rate must be selected first for the HDPLL. Since
the 3-dB bandwidth of the bandpass limiter is 5 kHz and
the DSP board employed provides the best performance
at a sampling rate of 50 kHz, the sampling rate selected
is 50 kHz. The higher the sampling rate (50 >> 5 kHz),
the more the HDPLL performs like the analog loop.
A. Digital Filter Design
Two design steps are required to obtain digital filters.
In step one, a digital filter algorithm must be developed.
In step two, the digital filter coefficients must be quantized
and scaled properly for fixed-point arithmetic implemen-
tation of the HDPLL.
1. Digital Filter Algorithm. Based on the analog
carrier loop filter transfer function, three digital filter de-
sign methods [4,5] are considered. These are bilinear trans-
formation, hold equivalence (also known as step-invariant),
and impulse-invariant methods. Since the sampling fre-
quency is much higher than the APLL noise equivalent
bandwidth, the bilinear transformation method can be ap-
plied directly without prewarping the analog frequency.
The bilinear transformation is
bz + e
F1 (z) = r(s) s
1(z-t-1)
(4)
where
b __
e --
A0 (T + 2r2)
2Vl
Ao (T - 2r2)
2T1
(5)
The hold equivalence is
F2(z)= (l_z_l) (Z [___)] ) bz+c- z- 1 (6)
where Z[.] represents a Z-transform of [.],
b __
e --
Ao(T - r2)
T1
(7)
The impulse invariance is
bz+c
F3(z) = T (Z [F(s)]) - z - 1 (8)
where
b- Ao(T+T2)
rl
-Aor2
T1
(9)
The parameters b, c, and associate zeros of the digital
filters are obtained and given in Table 1.
Among these three digital filters, parameters b, c, and
zero location are very close to each other. This is because
the sampling frequency selected is much higher than the
analog loop filter 3-dB bandwidth. Consequently, all three
digital filters have nearly the same characteristics. How-
ever, the bilinear transformation is better than the other
two transformations in preserving the phase response [i0].
Hence Fl(z) is chosen as the digital filter algorithm and
will be quantized for fixed-point DSP implementation.
2. Quantization and Scaling [5]. Several simula-
tions are conducted with fixed-point arithmetic in order to
determine the number of bits of filter coefficients, digital
gain, and scaling factor for implementation. It is found
that the quantization causes a larger effect than which
transformation is used. This is because the analog loop
filter has an extremely narrow bandwidth in comparison
to the sampling frequency. The pole and zero of the cor-
responding digital filter may cancel out each other if im-
proper scaling and quantization are applied. Finally, 16-
bit coefficients and a high digital gain (ga = 148) are se-
lected for the following reasons:
(1) Easy and fast acquisition.
(2) Accurate digital representation for parameters b and
c and to avoid pole-zero cancellation due to quanti-
zation.
(3) Easy implementation by a TMS320C25.
IT/
(4) To preserve the noise equivalent bandwidth by
choosing gd = 148 for both strong signal and thresh-
old. (More discussion on the ga is provided in the
analysis section.)
The 16-bit digital filter is obtained by
Fq(Z) -- [bqz + eq] 2 -8 (10)
z--1
where
bq = Int [(gdb/Ao) (28(215) -- 1) "4- 0.5] : 15764/32767215 - 1
Int [(gde/Ao) (2s(215) -- 1) + 0.5] = 15758/32767
cq -- 215 - 1
gd = digital gain = 148
Int [.] represents the integer portion of [.].
This digital filter exhibits similar performance to the
analog carrier loop filter. However, an extra 8-bit gain
(2 s) is applied to form bq and Cq in Eq. (10) for maximiz-
ing numerical accuracy and results in 16-bit fixed-point
coefficients for DSP implementation. This 8-bit gain is
then compensated by 2 -s at the output of the digital fil-
ter. IIence the total filter gain remains the same as that
of the analog filter. Notice that distortion due to quanti-
zation is very small and can be ignored.
B. The Hybrid Digital Phase-Locked Loop
The simplified block diagram of a HDPLL is shown
in Fig. l(b). By comparing Figs. l(a) and l(b), one
notes that the analog filter of Fig. l(a) is replaced by
an equivalent digital filter with the 16-bit ADC and DAC
in Fig. l(b). We model the ADC plus digital filter plus
DAC as an impulse modulator, a fixed-point digital ill-
ter algorithm, and a zero-order hold. By using the block
diagram analysis of sampled data systems [4], the sam-
pled (discrete-equivalent) transfer function, H(z), of the
linearized HDPLL is obtained. A detailed derivation is
given in Appendix B. Again, computer simulations are
conducted at both threshold and strong signal cases. The
magnitude and phase responses of the HDPLL are shown
in Figs. 2(a) and 2(b) at threshold, and Figs. 3(a) and
3(b) at strong signal, respectively. Notice that frequency
responses of the APLL and HDPLL are approximately the
same except for the phase response at frequencies above
1 kHz. This shows that the HDPLL preserves both mag-
nitude and phase characteristics very well at frequencies
less than 1 kHz. Consequently, the noise equivalent loop
bandwidth of the HDPLL is the same as that of the APLL
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at both strong signal and threshold cases. Therefore, the
phase jitter of the HDPLL is the same as that of the APLL.
The impulse, step responses, and ramp-error response
of the HDPLL at both threshold and strong signal cases
are shown in Figs. 6(a-c) and 7(a-c), respectively. The
ramp-error response shows the dynamic phase error (DPE)
in the acquisltion. The digital gain is 148at threshold
in Figs. 6(a-c). Two different digital gains are used in
Figs. 7(a-c). Notice that these time domain responses Of
the HDPLL are S_gnificantly d_fferent from counterparts
of the APLL. Specifically, the impulse response of the
HDPLL has amuch smaller dynamic range than that of
the APLL. On the other hand, the DPE of the HDPLL has
a much larger dynamic range than that of the APLL: HoW-
ever, the impulse response of the HDPLL becomes larger
with a larger digital gain, as shown in Fig. 7(a). The DPE
becomes smaller with a larger digital gain, as shown in
Fig. 7(c). it shows that digital gain significantly controls
the dynamic range of the time domain response. These
features indicate that the dynamic range of the accumu-
lator of the processor must be large enough to accommo-
date the DPE during the acquisition process. We select
ga = 148 for having a BL which meets the specification. It
is observed that Step responses of the HDPLL Show that
the damping factor is about 0.5 at threshold and larger
than 1 at strong signal. Notice that there is a smoothing
analog-filter used after digital-to-analog (D/A) conversion
in the HDPLL. Consequently, this HDPLL is a Type I,
second-order closed-loop system.
C. Analysis
1. Digital Gain Versus Stability. It is well known
that second-order, Type I APLLs are unconditionally sta-
ble. However, Type I HDPLLs are only conditionally sta-
ble and Type I second-order HDPLLs are unstable at high
loop gains. The root locus plot of the HDPLL is shown
in Fig. 8. Both poles are forced to remain on or near the
real axis for the maximum possible range of loop gain, as
shown in Fig. 8. The pole of the HDPLL moves outside
the unit circle and becomes unstable when digital gain is
larger than 50,465. By using gd = 148, the phase mar-
gin and gain margin of the HDPLL are computed at both
threshold and strong signal cases. Table 2 compares the
phase margin between the APLL and the HDPLL. The
phase margin of the HDPLL is about the same as that
of the APLL. Consequently, the HDPLL is very stable at
both threshold and strong signal cases.
2. Digital Gain Versus Noise Equivalent Band-
width. In general,itdoes not matter whether the gain is
inthe digitaloranalog portionofthe loop. However, since
Y --- Y_I-
all analogpartsof the HDPLLarefixedcomponentsin
thereceiverbreadboard,onlythedigitMfiltergaincanbe
easilyadjustedasaflexibleparameter.Consequently,the
relationshipbetweenthedigitalgainandthenoise quiv-
alentbandwidthbecomesimportant.Theone-sidednoise
equivalentdigitalbandwidthBLd (Hz) of the HDPLL is
given by
1 J(z H(z)H(z-1)d-_-_ (11)BLd = 2T (H2(1)) 27rj i=1
where T is the update time in seconds and H(z) is the
transfer function of the HDPLL with H(1) = 1. The BLd
can be calculated by using either numerical integration
or Table III in [6]. At ga = 148, the 2Bnd is obtained
as 156 Hz and 17 Hz at both strong signal and thresh-
old, respectively. The noise equivalent bandwidth of the
HDPLL is nearly the same as that of the APLL. Fur-
thermore, the relationship between the gd and the BLd
is depicted in Fig. 9 at strong signal case. It is observed
from Fig. 9 that the noise equivalent loop bandwidth in-
creases when digital gain increases. However, the BLa will
be greater than 25 kHz if the digital gain is greater than
26,400. Consequently, the gd should be less than 26,400 to
avoid aliasing errors.
3. Steady-State Phase Error. Under the assump-
tion of linearity, the phase error (no noise) in the z-domain
is given by the following expression:
O(z) = {1 - H(z)} O,(z) (12)
where H(z) is the closed-loop transfer function of the
HDPLL and Oi(z) is the z-transform of the phase input.
Furthermore, an instantaneous Doppler, denoted as d(t),
is assumed as follows:
d(t) = wi(_o + Aot) (13)
c
where
wi = carrier frequency (rad/sec)
f_o = spacecraft speed (m/sec)
Ao = spacecraft acceleration (m/sec 2)
c = speed of light (m/sec)
The input phase 0i(t) of the HDPLL is the integration
of the d(t) with respect to time and is obtained by
Oi(t) = wi(Qot + 0.5Aot 2)
c
By applying the final value theorem to the phase-error
equation, we get
¢s, = lim (z - 1)(1 - H(z))O,(z)
z_l
= _--_tlim(1 - H(z)) c
(z+l)]x L(z- 1) 2 + O'5A°T2z (z- 1) 3
(wi/c)AoT
(k/Ao)(bq + Cq)2 -s
(14)
For the Voyager mission at an 8.4-GHz carrier fre-
quency, we assume acceleration values of Ao = 0.32 m/see 2
for Uranus [7]. The steady-state phase error at the strong
signal case is obtained as 0.607 deg at encounter. Clearly,
this HDPLL meets the specification that requires a steady-
state error of 1 deg, as mentioned in Section II.
4. The Phase-Error Variance of the PLL. The
phase-error variance of the linearized APLL after the
bandpass limiter is calculated as
(7 e = F
where
No = the one-sided noise power spectral density
Pc = the carrier power
F = limiter performance factor = (l+pi)/(O.862+pi)
Pi = Pc/NoWi = the SNR input to the limiter
Wi = the bandwidth of the bandpass filter = 5000 Hz
The limiter performance factor equation is obtained
experimentally [8]. From the breadboard DST second
IF gain distribution measurements, 1 parameters of both
I j. Perret, "Breadboard Uplink Command Channel Performance
Analysis Calibration and Testing Accomplished in 1991," Interof-
fice Memorandum 3367-93-171 (internal document), Jet Propulsion
Laboratory, Pasadena, California, May 1993.
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threshold and strong signal cases are obtained with the au-
tomatic gain control (AGC) on (threshold) and off (strong
signal), respectively. (See Table 3.)
Based on the parameters provided in Table 3, the SNR
of both the APLL and HDPLL can be computed as follows:
1
SNR of the APLL = l0 log cr--_dB
+ log { 5000k--/_L/] dB
The SNR of both APLL and HDPLL at both threshold
and strong signal is provided in Table 4.
V. Digital Filter Implementation and
Breadboard Performance
A PC board of the Ariel DSP-16 Plus is employed to-
gether with an X-band DST breadboard for real-time digi-
tal loop filter implementation. The bandwidth of both an-
t!alining (input) and smoothing (output) filters is 20 kHz.
Both ADC and DAC are 16-bit with a selected=sampling
rate of 50 kHz for best board performance. A TMS320C25
digital signal processor is employed to implement this 16-
bit digital loop filter. This DSP has a 32-bit-wide accu-
mulator. However, a 40-bit equivalent accumulator is em-
ployed to accommodate the large dynamic range required
during the acquisition process.
Transponder receiver experiment results are obtained
in real-time operation. Evaluation experiments include
receiver tracking threshold sensitivity and static phase er-
rors for X-band uplink frequency offset. All measurements
were made at room temperature (25 deg C). The theoreti-
cal equation used for the calculation of the carrier tracking
threshold is given in Appendix A. The measured tracking
threshold sensitivity at the receiver best lock frequency
(7i62:3125 MHz) is -155.3 dBm, which is higher than
the design threshold value of -157.3 dBm. This is due
to the dc bias at the analog-to-digital (A/D) converter of
the DSP board. However, the measured hybrid digital re-
ceiver threshold characteristics show good correiati0n with
the actual analog receiver performance and agree with the-
oretical performance over the tracking range, as shown in
Fig. 10. Figure 11 shows a linear relationship between
measured static phase error (SPE) voltage versus uplink
frequency offset over the receiver tracking range. The mea-
sured SPE shows a good correlation with expected perfor-
mance (Appendix C). The measured tracking ranges of
APLL and HDPLL are 4-270 and 4-280 kiiz, respectively,
which is greater than the required tracking range value of
+250 kHz.
VI. Conclusion
This article presents the design, implementation, anal-
ysis, and performance testing of a HDPLL of the DST
receiver breadboard. The baseband carrier loop filter has
been successfully replaced by a 16-bit digital filter (digital
integrator). -_ TM_320-C25 DSP is eml_loyed to imp|e.
ment this fiiter in reai (ime.- All simulations show that
the designed fixed-point digital filter works very well in
the HDPLL. The simulated performance in the frequency
domain of the HDPLL is nearly the same as the original
APLL at both threshold and strong signal cases. How-
ever, time-domain responses of the IIDPLL are controlled
by the digital gain. To meet the BL requirement, the ga
is chosen as 148. Hence, the IIDPLL's dynamic range of
time-domain responses is different than that of the APLL.
Testing results are in good agreement with predicted
characteristics, with the exception of tracking threshold
(about a 2-dB loss due to the dc bias of the A/D). This
loss can be reduced if the digitization occurs at the IF
signal, instead of the digitizing baseband signal. In con-
clusion, it has been demonstrated that the baseband car-
rier loop filter of the DST receiver can be replaced by a
digital filter. By using this IIDPLL as a basic model, an
advanced digital receiver employing digital IF techniques
is recommended for future deep-space transponders [9,10].
An adaptive scheme is also recommended to solve the high
transient DPE problem as follows. First, to reduce the
transient DPE in the acquisition mode, the digital gain
of the digital filter should be increased. Consequently, the
loop bandwidth is opened up. This operation will ensure a
larger acquisition sweep rate. Secondly, after the phase is
locked, the digital gain should be reduced. Hence, the loop
bandwidth is reduced in the tracking mode. This opera-
tion will reduce phase noise and ensure a limited steady-
state tracking error.
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Table 1. Parameters and zeros of digital filters.
Parameter b Parameter c
Design method (x 10 -3) (x 10-3 /
Zero
Biilnear transformation 1.879256 -1.878446 0.999569
Hold equivalence 1.878851 - 1.878041 0.999569
Impulse invariance 1.879661 - 1.878851 0.999569
Table 2. A comparison of phase margin and gain margin
between the APLL and HDPLL.
Phase margin Gain margin
APLL, deg HDPLL, deg APLL HDPLL, dB
Threshold ,t,1.5 47 N/A a - 77
Strong signal 85.6 86 N/A a -51
a Gain margin is not used because the phase of the APLL is always greater than
180 deg.
Table 3. Measured signal and noise power input to the
limiter and associated parameters Pi and F at threshold and
strong signal.
Pc, dBm NoIV,, dBm pi F
Threshold - 26.5 - i. 5 0.003 1. i 6
Strong signal -26.5 -87.5 1.2 X 106 1.0
Table 4. The SNR of both the APLL and HDPLL at both threshold a
and strong signal.
SNR APLL, dB HDPLL, dB
Threshold 1.80 2.05
Strong signal 78.96 79.07
a Threshold is defined a,s the point where probability is 50-percent
lock and 50-percent mflock.
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Fig. 8. The root locus plot of the HDPLL.
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Appendix A
A Mathematical Model of the Suppression Factor and
Tracking Threshold Calculation
The mathematic model of the suppression factor a and
calculation of the carrier tracking threshold of a PLL re-
ceiver are provided here.
The carrier tracking threshold of a PLL receiver is de-
fined as the minimum uplink signal required to maintain
a 50 percent probability of lock at any given offset from
best lock frequency (BLF). The worst-case carrier tracking
threshold signal level So at the transponder input port and
at the BLF is determined from the following equations:
So = kToF(2BL)L (A-l)
where
So = the received input signal level for tracking
threshold at receiver BLF
k = Boltzmann's constant
To -" the reference system temperature
F = receiver noise figure at the transponder input
L = the receiver carrier channel loss
The So is calculated and is equal to -157.5 dBm (the
receiver carrier tracking threshold) for a 2BL of 18 Hz,
channel loss of 1 dB, and noise figure of 2.9 dB at 290 K.
The PLL receiver limiter suppression factor c_ is given
by [3]
i 2BL_So (A-2)a = 1/ 1 + rCBL-_
where
S = the receiver input signal power level
BL[ = the noise equivalent predetection bandwidth
In the region near tracking threshold, the phase offset
0e at the PLL phase detector can be estimated from an
empirical equation
ol0
0_= 1---
(A-3)
Notice that s0 is the limiter suppression factor at car-
rier threshold.
The phase-detector output voltage is given by an em-
pirical equation
Vc = c_sin(0_) cos(Oe) (A-4)
The frequency offset at X-band is then obtained as
Af = Vck (A-5)
where k = open loop dc gain of the PLL.
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Appendix B
Derivation of the HDPLL Closed-Loop Transfer Function
The HDPLL closed-loop transfer function derivation is
provided here [4].
From Fig. l(b), the DAC is modeled as (1 - e''T)/s,
and the voltage-controlled oscillator (VCO) is modeled as
k/s. Then the output of the sampled-data system is ob-
tained as
G*
O; - 1 + G* O_ (B-l)
where
0o = the sampled output of the HDPLL
0_ = the sampled input of the HDPLL
G*= a (1- e-'T) F_ (ks--@ )*
= _(1-c 'T) rq
= A(bqz + eq)
(z- 1) 2
an d .
A- _kT2-S
g
Z _ e sT
bq and Cq are 16-bit digital filter coefficients.
The closed-loop transfer function is then
O* A(bqz -]- Cq)
H(z) - o _
-- _ -- z _ + (Abq - 2)z + Acq +1 (B-2)
t88
=:
Appendix C
Relationship Between SPE and Uplink Frequency Offset
The relationship between the static phase error (SPE)
and the uplink frequency offset over the receiver tracking
range is found as follows.
The VCO receives SPE as input and provides output
frequency at 12F1 with a gain of 628 Hz/V (measured).
The frequency of the received uplink signal is 749F1, as
shown in Fig. l(a). Consequently, the uplink frequency
offset from the best lock frequency is obtained as
Af = -SPE(628) (71--_) (C-I)
The minus sign is used for the negative feedback PLL.
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